


Gate Driver Unit 2DU180506MR01

■ Overview

2DU180506MR01 is a dual channel gate driver designed for Rohm's SiC power module BSM120D12P2C005.

Built-in isolated DC / DC converter and gate drive circuit, in addition, gate resistor and short circuit detection voltage have already been set.




■ Features

- Ideal for drive of SiC Power module BSM120D12P2C005(ROHM)
- Gate resistor : 6.0Ω (TYP)
- Short circuit detection voltage : 4.1V(TYP)
- Constitution : Gate driver module (2DM180506CM) + PCB for power module connection
- ALL-IN-ONE (Built-in isolated DC / DC converter and gate drive circuit)
- Ideal for half bridge operation with dual output
- Optimum gate voltage for driving SiC-MOSFET(+18V/-5V) / BSM120D12P2C005(ROHM)
- Low parasitic capacitance (about 15pF) ; highly resistant to common-mode noise.
- Fast response : 100nsec(typ)
- The gate drive circuit used a magnetic isolator.
- Dielectric withstand voltage : AC2500V (1 second guarantee)
- Insulation distance (clearance / creepage) : 6mm/6mm
- DC/DC converter input voltage : 15~24V
- Signal input voltage : 5V
- Overload protection (DC/DC converter)
- Overheat protection (DC/DC converter)
- Desaturation protection (Gate drive circuit)
- Fault signal output function (Gate drive circuit)
- Miller clamp function (Gate drive circuit)
- Under-voltage lockout(UVLO) (Gate drive circuit)
- Filling structure


■ Application

Industrial inverter, PV inverter, etc...

■ Circuit Image



■ Circuit Diagram



■ Pin Connection

CN301 : B2(3)B-EH(JST) For power supply

| Pin No. | Name | Function |
|---------|--------|-------------------------------------|
| 1 | Vin(+) | Power supply for DC/DC converter(+) |
| 2 | N.C. | Unused |
| 3 | Vin(-) | Power supply for DC/DC converter(-) |

CN302 : B12B-ZR-SM4-TF(JST) For signal

| Pin No. | Name | CH | Function |
|---------|-------|------|----------------------------|
| 1 | GND2 | 2(H) | Ground for control circuit |
| 2 | INA2 | 2(H) | Control input A |
| 3 | INB2 | 2(H) | Control input B |
| 4 | RDY2 | 2(H) | Ready output |
| 5 | FLT2 | 2(H) | Fault output |
| 6 | XRST2 | 2(H) | Reset input |
| 7 | GND1 | 1(L) | Ground for control circuit |
| 8 | INA1 | 1(L) | Control input A |
| 9 | INB1 | 1(L) | Control input B |
| 10 | RDY1 | 1(L) | Ready output |
| 11 | FLT1 | 1(L) | Fault output |
| 12 | XRST1 | 1(L) | Reset input |

Connection on the power module


| Name | CH | Explanation of pins |
|-------|------|-------------------------------|
| CL/DL | 1(L) | Drain connection, Low side * |
| GL | 1(L) | Gate connection, Low side |
| EL/SL | 1(L) | Source connection, Low side |
| CH/DH | 2(H) | Drain connection, High side * |
| GH | 2(H) | Gate connection, High side |
| EH/SH | 2(H) | Source connection, High side |

* Connect to each drain terminal with a lead wire or the like.


■Parts list

| Symbol | Description | Part No. | Manufacturer | Remark |
|-----------|--------------------|----------------|--------------|---------------|
| D301-304 | Diode | CMF05 | TOSHIBA | Or equivalent |
| D305-308 | Diode | OPEN | | SOD-323 |
| C301,302 | Capacitor | OPEN | | SMD1608 |
| R301-304 | Resistor | 12Ω J | | SMD3264 |
| R305,306 | Resistor | 47kΩ J | | SMD1608 |
| R307,308 | Resistor | 5.6kΩ J | | SMD1608 |
| R309-312 | Resistor | OPEN | | SMD1608 |
| R313 | Resistor | 0Ω | | SMD2125 |
| JC301,302 | Jumper | 0Ω | | SMD1608 |
| JC303,304 | Jumper | OPEN | | SMD1608 |
| CN301 | Connector | B2(3)B-EH | JST | |
| CN302 | Connector | B12B-ZR-SM4-TF | JST | |
| MD301 | Gate Driver Module | 2DM180506CM | TAMURA | |

■Mounting Drawing



Parts side



Solder side

I/O Condition Table

| No. | Status | Input | | | | | | Output | | | | |
|-----|------------------------|-------------------|-------------------|-------|------|-----|-----|--------|-----|-------|-----|------|
| | | V _{5VDC} | V _{OUTH} | DESAT | XRST | INB | INA | CLAMP | OUT | CLAMP | FLT | RDY |
| 1 | V _{OUTH} UVLO | ○ | UVLO | L | X | X | X | H | L | Hi-Z | H | L |
| 2 | | ○ | UVLO | L | X | X | X | L | L | L | H | L |
| 3 | | ○ | UVLO | H | X | X | X | H | L | Hi-Z | L | L |
| 4 | | ○ | UVLO | H | X | X | X | L | L | L | L | L |
| 5 | DESAT | ○ | ○ | H | X | X | X | H | L | Hi-Z | L | H(*) |
| 6 | | ○ | ○ | H | X | X | X | L | L | L | L | H(*) |
| 7 | XRST | ○ | ○ | L | L | X | X | H | L | Hi-Z | H | H(*) |
| 8 | | ○ | ○ | L | L | X | X | L | L | L | H | H(*) |
| 9 | Normal operation | ○ | ○ | L | H | H | X | H | L | Hi-Z | H | H(*) |
| 10 | | ○ | ○ | L | H | H | X | L | L | L | H | H(*) |
| 11 | | ○ | ○ | L | H | L | L | H | L | Hi-Z | H | H(*) |
| 12 | | ○ | ○ | L | H | L | L | L | L | L | H | H(*) |
| 13 | | ○ | ○ | L | H | L | H | X | H | Hi-Z | H | H(*) |

○ : 5VDC or OUT(H) UVLO > UVLO, X : Don't care

(*) If the internal logic of high voltage side doesn't become the expected value, the RDY pin will become "L". And this stage is cleared automatically if the internal logic of high voltage side becomes the expected value.

Absolute Maximum Ratings


| Item | Symbol | Min | Max | Unit | Conditions·Note | |
|-------------------------------------|----------------------|-----------------|------|------|--------------------------|-------------------------|
| Input voltage for DC/DC converter | V _{IN} | -0.3 | 28 | Vdc | Between Vin(+) to Vin(-) | |
| Input-side signal voltage | V _{SG} | -0.3 | 5.2 | V | INA, INB, XRST, RDY, FLT | |
| Maximum gate charge | Q _G | - | 690 | nC | | |
| Switching frequency | T _a =55°C | F _{SW} | - | 90 | kHz | Test load : 1.8Ω / 30nF |
| | T _a =85°C | F _{SW} | - | 30 | | |
| Short circuit detection pin voltage | V _{SD} | 0 | 1000 | V | | |
| Maximum gate current | I _{GPEAK} | -3 | 3 | A | Guaranteed by design | |
| Input-side signal maximum current | I _{SG} | - | 5 | mA | RDY, FLT | |
| Operating temperature range | T _{OP} | -40 | 85 | °C | See the derating curve | |
| Operating humidity | RH _{OP} | 20 | 95 | %RH | No condensation | |
| Storage temperature range | T _{STG} | -40 | 100 | °C | | |
| Storage humidity | RH _{STG} | 5 | 95 | %RH | No condensation | |

Recommended Operating Conditions

| Item | Symbol | Min | Max | Unit | Conditions·Note |
|-----------------------------------------|--------------------|------|------|------|-------------------------------------|
| Input voltage range for DC/DC converter | V _{IN} | 13.5 | 26.4 | Vdc | |
| Driver circuit number | N | - | 2 | - | |
| Logic high level input voltage | V _{SGH} | 2 | 5 | V | INA, INB, XRST |
| Logic low level input voltage | V _{SSL} | 0 | 0.8 | V | INA, INB, XRST |
| Source current of control signal | I _{SG} | 20 | - | mA | INA, INB, XRST, V _{SG} =5V |
| Minimum input pulse width | t _{INMSK} | - | 60 | ns | |

■ Ambient Temperature Derating Curve

Reduce the switching frequency according to the following temperature derating table.


■ Electrical Specification (Vin=24V, Ta=25°C, Unless otherwise specified)

DC/DC converter block

| Item | Symbol | Min | Typ | Max | Unit | Conditions·Note |
|--------------------------------------|------------------|------|------|------|------|-------------------------------------------------|
| Start-up voltage | V_{START} | - | 11.5 | 12.5 | V | |
| Efficiency | Effi | 69 | 74 | - | % | $I_{OUTAVE}(CH1,2):100mA$ |
| Standby power | P_{STBY} | - | 0.7 | 1 | W | No load |
| Output voltage(High) | V_{1+}, V_{2+} | 17.5 | 18.5 | 19.5 | V | $I_{OUTAVE}(CH1) = I_{OUTAVE}(CH2) = 10-130mA$ |
| | | 17.5 | 18.5 | 20.5 | V | $I_{OUTAVE}(CH1) = I_{OUTAVE}(CH2) = 0-10mA$ |
| Output voltage(Low) | V_{1-}, V_{2-} | -6 | -5 | -4 | V | $I_{OUTAVE}(CH1) = I_{OUTAVE}(CH2) = 0-130mA$ |
| Output Voltage(High)(Load imbalance) | V_{1+}, V_{2+} | - | - | 25 | V | $I_{OUTAVE}(CH1):100mA, I_{OUTAVE}(CH2):0mA$ |
| Output Voltage(Low)(Load imbalance) | V_{1-}, V_{2-} | -10 | - | - | V | or $I_{OUTAVE}(CH1):0mA, I_{OUTAVE}(CH2):100mA$ |

Gate drive block

| Item | Symbol | Min | Typ | Max | Unit | Conditions·Note | |
|--------------------------------|---------------|----------------|------------------|----------------|----------|----------------------|--|
| Logic | | | | | | | |
| Logic high level input voltage | V_{SGH} | 2 | - | 5.2 | V | INA, INB ,XRST | |
| Logic low level input voltage | V_{SGL} | 0 | - | 0.8 | V | INA, INB ,XRST | |
| Logic pull-down resistance | R_{SGD} | - | 270 | - | Ω | INA, INB ,XRST | |
| Logic pull-up resistance | R_{SGU} | - | 5100 | - | Ω | RDY, FLT | |
| Logic input mask time | t_{INMSK} | - | - | 60 | ns | INA, INB | |
| Minimum XRST pulse width | $t_{XRSTMIN}$ | 800 | - | - | ns | | |
| Output | | | | | | | |
| Output pin voltage(High) | V_{OUTH} | - | $V_{DDDDOH}-0.5$ | - | V | No load | |
| Output pin voltage(Low) | V_{OUTL} | - | $V_{DDDDOL}+0.1$ | - | V | No load | |
| Gate resistor | R_g | - | 6 | - | Ω | | |
| CLAMP ON resistance | R_{ONPRO} | 0.2 | 0.5 | 0.9 | Ω | $I_{CLAMP}=40mA$ | |
| Low level CLAMP current | I_{CLAMPL} | 3 | 4.5 | - | A | Guaranteed by design | |
| CLAMP ON threshold voltage | V_{CLPON} | $V_{OUTL}+1.8$ | $V_{OUTL}+2$ | $V_{OUTL}+2.2$ | V | Guaranteed by design | |
| Delay time | Turn ON time | t_{PON} | 50 | 90 | 130 | ns | |
| | Turn OFF time | t_{POFF} | 50 | 90 | 130 | ns | |

■Protection

DC/DC converter block

| Item | Symbol | Min | Typ | Max | Unit | Conditions·Note |
|---------------------|--------|-----|-----|-----|------|----------------------|
| Overload protection | - | 6 | - | - | W | Auto recovery |
| Overheat protection | - | 120 | - | 150 | °C | Internal temperature |

Gate drive block

| Item | Symbol | Min | Typ | Max | Unit | Conditions·Note |
|---------------------------------|----------------|------|------|------|------|----------------------|
| OUT(H) UVLO OFF voltage | V_{UVLOHH} | 11.3 | 12.3 | 13.3 | V | Guaranteed by design |
| OUT(H) UVLO ON voltage | V_{UVLOHL} | 10.3 | 11.3 | 12.3 | V | Guaranteed by design |
| Short circuit detection voltage | V_{SD} | - | 4.1 | - | V | Guaranteed by design |
| DESAT filter time | $t_{DESATFIL}$ | 0.16 | 0.25 | 0.34 | us | Guaranteed by design |
| DESAT delay time(OUT) | $t_{DESATOUT}$ | 0.31 | 0.38 | 0.45 | us | Guaranteed by design |
| DESAT delay time(FLT) | $t_{DESATFLT}$ | 0.34 | 0.42 | 0.5 | us | Guaranteed by design |
| DESAT low voltage | V_{DESATL} | - | 0.1 | 0.22 | V | $I_{DESAT}=1mA$ |
| DESAT leading edge blanking | $t_{DESTLEB}$ | 0.28 | 0.4 | 0.52 | us | Guaranteed by design |
| RDY output low voltage | V_{RDYL} | - | 0.08 | 0.15 | V | $I_{RDY}=5mA$ |
| FLT output low voltage | V_{FLTL} | - | 0.08 | 0.15 | V | $I_{FLT}=5mA$ |

■Insulation

| Item | Specification | Conditions·Note |
|-----------------------------------|---------------|------------------|
| Between Input-Output | | |
| Dielectric withstand voltage | AC2500V | 1min, Cutoff 2mA |
| Test dielectric withstand voltage | AC2500V | 1sec, Cutoff 2mA |
| Insulation resistance | 100MΩ or more | DC500V |
| Minimum clearance distances | 6mm MIN | |
| Minimum creepage distances | 6mm MIN | |
| Between Ch1-Ch2 | | |
| Dielectric withstand voltage | None | |
| Test dielectric withstand voltage | None | |
| Insulation resistance | None | |
| Minimum clearance distances | 5.5mm MIN | |
| Minimum creepage distances | 5.5mm MIN | |

Pin Function

·Vin(+), Vin(-) (Power supply pin for DC/DC converter)

·GND(Ground pin for drive circuit)

·INA, INB, XRST(Control input pin, XRST input pin)

The INA, INB and XRST pin is a pin used to determine output logic.

And, holding of the fault signal is canceled by rising of L → H of the XRST pin input signal.

| XRST | INB | INA | OUT |
|------|-----|-----|-----|
| L | X | X | L |
| H | H | X | L |
| H | L | L | L |
| H | L | H | H |

·FLT(Fault output pin)

The FLT pin is an open drain pin used to output a fault signal when desaturation function is activated, and will be cleared at the rising edge of FLT.

| Status | FLT |
|-----------------------------------------|-----|
| While in normal operation | H |
| When desaturation function is activated | L |

·RDY(Ready output pin)

The RDY pin shows the status of three internal protection features which are 5VDC UVLO, OUT(H) UVLO, and output state feedback (OSFB). The term 'output state feedback' shows whether output internal logic is high or low corresponds to input logic or not.

| Status | RDY |
|------------------------------------------------------------|-----|
| While in normal operation | H |
| 5VDC UVLO or OUT(H) UVLO or Output internal logic feedback | L |

·CL/DL(Low side MOSFET Drain connection pin)

CL/DL is a land to be connected to the low side MOSFET drain of the power device.

·GL(Low side MOSFET Gate connection pin)

GL is a land to be connected to the low side MOSFET gate of the power device.

·EL/SL(Low side MOSFET Source connection pin)

EL/SL is a land to be connected to the low side MOSFET source of the power device.

·CH/DH(High side MOSFET Drain connection pin)

CH/DH is a land to be connected to the high side MOSFET drain of the power device.

·GH(High side MOSFET Gate connection pin)

GH is a land to be connected to the high side MOSFET gate of the power device.

·EH/SH(Low side MOSFET Source connection pin)


EH/SH is a land to be connected to the high side MOSFET source of the power device.

■Description Of Protection

1. Gate voltage rise prevention function

If OUT=L and the CLAMP pin voltage < V_{CLPON} , the internal MOSFET of the CLAMP pin turns on.

| OUT | CLAMP | Internal MOSFET of the CLAMP pin |
|-----|---------------------------|----------------------------------|
| L | Less than V_{CLPON} | ON |
| L | Not less than V_{CLPON} | OFF |
| H | X | OFF |



Timing chart of Miller clamp function

2. Undervoltage Lockout (UVLO) function

The control circuit incorporates the undervoltage lockout (UVLO) function both on the OUT(H) sides.

When the OUT(H) voltage drops to the UVLO ON voltage, the OUT pin and the RDY pin both will output the “L” signal.


When the OUT(H) voltage rises to the UVLO OFF voltage, these pins will be reset. To prevent malfunctions due to noises, mask time $t_{UVLO5VMSK}$ and $t_{UVLO0HMSK}$ are set on both input and output sides.

3. Desaturation protection function(DESAT), Fault signal output function

When the DESAT pin voltage exceeds V_{DESAT} , the DESAT function will be activated.

When the DESAT function is activated, the OUT pin voltage will be set to the “L” level, and then the FLT pin voltage to the “L” level.

When the rising edge is put in the XRST pin, the DESAT function will be released.



DESAT Operation Timing Chart


■ Reliability

| Item | Test condition and acceptance criterion |
|------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Exposure in high temperature | 100°C, 240H, ※ |
| Exposure in low temperature | -40°C, 240H, ※ |
| Exposure in high temperature and high humidity | 60°C, 90~95%RH, 240H, ※ |
| Thermal shock | -40°C/30min to 100°C/30min, 500cycles, ※ |
| Low temperature operation | Input voltage:DC24V, Output current:Rated Load -40°C, 240H, ※ |
| High temperature operation | Input voltage:DC24V, Output current:Rated Load 85°C, 240H, ※ |
| high temperature and high humidity operation | Input voltage:DC24V, Output current:Rated Load 60°C, 90~95%RH, 240H, ※ |
| Vibration | Vibration amplitude:1.5mm(peak to peak), Vibration Frequency:10 to 55Hz, Sweeping:1min. In each X, Y and Z direction:once, 120min. ※ |
| Impact | Acceleration:490m/s ² (50G), Operating time:11ms In each ±X, Y and Z direction:3 times, ※ |

※After each test, leave the sample at room temperature and humidity for 24 hours.

There should not be any abnormality in electrical performance and external appearance.

■ Outline Dimensional Drawing



Unit : mm

Note : 1. The dimensional tolerance without directions is ± 0.5 mm.

■ Product Weight

89g(TYP)

■Recommended Soldering Condition

·Soldering condition of hand work : 350°C(MAX) Less than 4sec

■Storage Conditions

| Item | Min | Max | Unit | Conditions·Note |
|---------------------|-----|-----|------|-----------------|
| Storage temperature | -25 | 60 | °C | A packing state |

※If you want to use past the long period there is a concern that the solder non-wetting by terminal oxidation to occur.

Therefore, please use from taking enough tests.

■Usage Cautions

- Always mount fuse on the plus side of input for ensuring safety because the fuse is not built-in the product.
Please select the fuse considering conditions such as steady current, inrush current, and ambient temperature.
When using a fuse having large rated current or high capacity input electrolytic condenser, by combining another converter and input line and input electrolytic condenser, fuse may not blow off in the case of abnormality.
Do not combine high voltage line and fuse.

- This product is designed to be best when it drives two devices to have the same gate capacitance simultaneously.
Because it leads to the "output unstable" and "output accuracy deterioration".
If you want to use to drive only one of the devices, because of the output voltage accuracy deterioration prevention, please configure the dummy gate circuit (resistor and capacitor) to consume the equivalent of the power and the drive side.

- This product is to transmit the signal of the insulating part by the magnetic coupling.
Therefore, if you use this product in a strong magnetic field in, there is a possibility of malfunction.
In that case, connect the capacitor between the GND terminal of this product and a metal enclosure.

- Make sure the rise/fall time of the input signal is 500ns or less.

- Please confirm with the device supplier for the detail such as the screw type, material, torque force that tighten to device.

- This product has DESAT protection for arm short circuit and load short circuit protection.
However, even if this protection works, the device may be damaged if abnormally high current occurs due to devices characteristics variations or the load short-circuit mode during parallel operation.
To ensure safety, be sure to check the short-circuit current at the unit in which this product is integrated, and evaluate whether it can protect under the condition that there is no damage to the device.

- If the dV/dt of the device on which this product is mounted is high, this product may malfunction.
Adequately evaluate this product by mounting it on the set that you will actually use.
Use this product with a device dV/dt of approx. 12 kV/us or below as a guide.

■ Important Notice

- This information and product are subject to change without prior notice for the purpose of improvements, etc. Ensure that you are in possession of the most up-to-date information when using this product.
- The operation examples and circuit examples shown in this document are for reference purposes only, and TAMURA Corporation disclaims all responsibility for any violations of industrial property rights, intellectual property rights and any other rights owned by TAMURA Corporation or third parties that these may entail.
- The circuit examples and part constants listed in this document are provided as reference for the verification of characteristics. You are to perform design, verification, and judgment at your own responsibility, taking into account the various conditions.
- TAMURA has evaluated the efficiency and performance of this product in a usage environment determined by us. Depending on your usage environment or usage method, there is the possibility that this product will not perform sufficiently as shown in the specifications, or may malfunction.
When applying this product to your devices or systems, please ensure that you conduct evaluations of their state when integrated with this product. You are responsible for judging its applicability.
TAMURA bears no responsibility whatsoever for any problems with your devices, systems or this product which are caused by your usage environment or usage method.
- TAMURA Corporation constantly strives to improve quality and reliability, but malfunction or failures are bound to occur with some probability in power products. To ensure that failures do not cause accidents resulting in injury or death, fire accidents, social damage, and so on, you are to thoroughly verify the safety of their designs in devices and/or systems, at your own responsibility.
- This product is intended for use in consumer electronics (electric home appliances, business equipment, Information equipment, communication terminal equipment, measuring devices, and so on.) If considering use of this product in equipment or devices that require high reliability (medical devices, transportation equipment, traffic signal control equipment, fire and crime prevention equipment, aeronautics and space devices, nuclear power control, fuel control, in-vehicle equipment, safety devices, and so on), please consult a TAMURA sales representative in advance. Do not use this product for such applications without written permission from TAMURA Corporation.
- This product is intended for use in environments where consumer electronics are commonly used. It is not designed for use in special environments such as listed below, and if such use is considered, you are to perform thorough safety and reliability checks at your own responsibility.
 - Use in liquids such as water, oil, chemical solutions, or organic solvents, and use in locations where the product will be exposed to such liquids.
 - Use that involves exposure to direct sunlight, outdoor exposure, or dusty conditions.
 - Use in locations where corrosive gases such as salt air, C12, H2S, NH3, SO2, or NO2, are present.
 - Use in environments with strong static electricity or electromagnetic radiation.
 - Use that involves placing inflammable material next to the product.
 - Use of this product either sealed with a resin filling or coated with resin.
 - Use of water or a water soluble detergent for flux cleaning.
 - Use in locations where condensation is liable to occur.
- This product is not designed to resist radiation.
- This product is not designed to be connected in series or parallel. Do not operate this product in a series, parallel, or N+1 redundant configuration.
- Do not use or otherwise make available the TAMURA products or the technology described in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of mass destruction weapons (e.g. nuclear, chemical, or biological weapons or missile technology products).
When exporting and re-exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations including, without limitation, Japan -Foreign Exchange and Foreign Trade Control Law and U.S.- Export Administration Regulations.
The TAMURA products and related technology should not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- Please contact your TAMURA sales office for details as to environmental matters such as the RoHS compatibility of product. Please use TAMURA products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive.
TAMURA assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- TAMURA assumes no liability for damages or losses incurred by you or third parties as a result of unauthorized use of TAMURA products.
- This document and any information herein may not be reproduced in whole or in part without prior written permission from TAMURA.